 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ICS514 LOCOTM PLL Clock Generator Description The ICS514 LOCOTM is the most cost effective way to generate a high quality, high frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for LOw Cost Oscillator, as it is designed to replace crystal oscillators in many electronic systems. Using Phase-Locked-Loop (PLL) techniques, the device uses a standard, inexpensive crystal to produce output clocks up to 66.66 MHz. Stored in the chip's ROM is the ability to generate 5 different output frequencies, allowing one chip to work in different speed processor systems. The device also has a power down mode that turns off the clock outputs when both select pins are low. In this mode, the internal PLL is not running. Features * Packaged as 8 pin SOIC * ICS' lowest cost PLL clock plus reference * Produces common computer frequencies * Input crystal frequency typically 14.3182 MHz * Output clock frequencies up to 66.66 MHz * Low jitter - 40 ps one sigma * Compatible with all popular CPUs * Duty cycle of 45/55 * Custom frequencies available * Operating voltages of 3.0 to 5.5 V * Power down mode turns off chip * 25mA drive capability at TTL levels * Advanced, low power CMOS process Block Diagram VDD GND 2 S1, S0 PLL Clock Synthesis and Control Circuitry Output Buffer CLK 14.31818 MHz crystal or clock X1/ICLK Crystal Oscillator X2 Output Buffer REF Optional crystal capacitors 1 Revision 080699 Printed 11/13/00 Integrated Circuit Systems * 525 Race Street * San Jose*CA * 95126 * (408)295-9800tel* (408)295-9818fax MDS 514 B ICS514 LOCOTM PLL Clock Generator Pin Assignment X1/ICLK VDD GND REF 1 2 3 4 8 7 6 5 X2 S1 S0 CLK Clock Decoding Table (MHz) with 14.31818MHz Crystal or Clock Input S1 0 0 M M 1 1 S0 0 1 0 1 0 1 CLK Multiplier Power Down CLK 25 1.746 33.33 2.328 40 2.794 50 3.492 66.66 4.656 Accuracy 1 ppm 0.008% 1 ppm 1 ppm 0.008% 0 = connect directly to ground. 1 = connect directly to VDD. M = leave unconnected (floating). CLK and REF stop low in power down state. Pin Descriptions Number 1 2 3 4 5 6 7 8 Name X1/ICLK VDD GND REF CLK S0 S1 X2 Type I P P O O TI TI O Description Crystal connection to 14.31818 MHz crystal or clock input. Connect to +3.3V or +5V. Connect to ground. Reference 14.31818 MHz crystal oscillator buffered clock output. Clock output per table above. Select 0 for output clock. Connect to GND or VDD or float. See table above. Select 1 for output clock. Connect to GND or VDD or float. See table above. Crystal connection to 14.31818 MHz crystal. Leave unconnected for clock input. Key: I = Input, TI = Tri-Level Input, O = output, P = power supply connection Notes: 1. With S1 = S0 = 0, the internal PLL is turned off and the CLK output stops low. The crystal oscillator and REF output are still active. 2. With a clock input, the phase relationship between the input and output clocks can change each time the device is powered on. If a fixed phase relationship is required, please use our ICS571 or other zero delay multipliers. 2 Revision 080699 Printed 11/13/00 Integrated Circuit Systems * 525 Race Street * San Jose*CA * 95126 * (408)295-9800tel* (408)295-9818fax MDS 514 B ICS514 LOCOTM PLL Clock Generator Electrical Specifications Parameter Conditions Minimum Typical ABSOLUTE MAXIMUM RATINGS (stresses be ond these can permanentl damage the device) e e Supply Voltage, VDD Referenced to GND Inputs Referenced to GND -0.5 Clock Output Referenced to GND -0.5 Ambient Operating Temperature 0 Soldering Temperature Max of 10 seconds Storage temperature -65 DC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted) Operating Voltage, VDD 3 Input High Voltage, VIH, ICLK only ICLK (Pin 1) (VDD/2)+1 VDD/2 Input Low Voltage, VIL, ICLK only ICLK (Pin 1) VDD/2 Input High Voltage, VIH S0 2 Input Low Voltage, VIL S0 Input High Voltage, VIH S1 VDD-0.5 Input Low Voltage, VIM S1 VDD/2 Input Low Voltage, VIL S1 Output High Voltage, VOH IOH=-25mA 2.4 Output Low Voltage, VOL IOL=25mA IDD Operating Supply Current No Load, 66.66MHz 20 IDD Power Down Supply Current, 3.3 V S1 = S0 = 0 1.5 Short Circuit Current CLK output 70 On-Chip Pull-up Resistor Pin 6 270 Input Capacitance, S1, S0 Pins 6, 7 4 AC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted) Input Frequency, crystal input 5 14.31818 Input Frequency, clock input 2 14.31818 Output Frequency VDD = 4.5 to 5.5 V 14 66.66 Output Frequency VDD = 3.0 to 3.6 V 14 66.66 Output Clock Rise Time 0.8 to 2.0V 1 Output Clock Fall Time 2.0 to 0.8V 1 Output Clock Duty Cycle 1.5V, up to 140 MHz 45 49 to 51 Power up time, from PD to outputs stable 5 Power down time, from running to PD state Absolute Clock Period Jitter Deviation from mean 110 One Sigma Clock Period Jitter 40 Maximum 7 VDD+0.5 VDD+0.5 70 260 150 5.5 (VDD/2)-1 0.8 Units V V V C C C V V V V V V V V V V mA mA mA k pF MHz MHz MHz MHz ns ns % ms ns ps ps 0.5 0.4 27 50 140 100 55 10 50 3 Revision 080699 Printed 11/13/00 Integrated Circuit Systems * 525 Race Street * San Jose*CA * 95126 * (408)295-9800tel* (408)295-9818fax MDS 514 B ICS514 LOCOTM PLL Clock Generator External Components / Crystal Selection The ICS514 requires a 0.01F decoupling capacitor to be connected between VDD and GND. It must be connected close to the ICS514 to minimize lead inductance. No external power supply filtering is required for this device. A 33 terminating resistor can be used next to the CLK and REF pins. The total on-chip capacitance is approximately 12 pF, so a parallel resonant, fundamental mode crystal should be used. For crystals with a specified load capacitance greater than 12 pF, crystal capacitors should be connected from each of the pins X1 and X2 to Ground as shown in the Block Diagram on page 1. The value (in pF) of these crystal caps should be = (CL-12)*2, where CL is the crystal load capacitance in pF. These external capacitors are only required for applications where the exact frequency is critical. For a clock input, connect to X1 and leave X2 unconnected (no capacitors on either). Package Outline and Package Dimensions 8 pin SOIC E Pin 1 H Symbol A b D E H e h L Q Inches e Min Max 0.055 0.068 0.013 0.019 0.185 0.200 0.150 0.160 0.225 0.245 .050 BSC S 0.015 0.016 0.035 0.004 0.01 Millimeters m Min Max 1.397 1.7272 0.330 0.483 4.699 5.080 3.810 4.064 5.715 6.223 1.27 BSC S 0.381 0.406 0.889 0.102 0.254 D Q e b c h x 45 A L Ordering Information Part/Order Number ICS514M ICS514MT Marking ICS514M ICS514M Package 8 pin SOIC 8 pin SOIC on tape and reel Temperature 0-70C 0-70C While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. LOCO is a trademark of ICS 4 Revision 080699 Printed 11/13/00 Integrated Circuit Systems * 525 Race Street * San Jose*CA * 95126 * (408)295-9800tel* (408)295-9818fax MDS 514 B |
Price & Availability of ICS514MT
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |